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3) Current switching
After the voltage is switched, the current switching occurs. During this transition, the High Side (HS) transistor can then be modelled by a short, the LS one by its output capacitance and the load by a current step - Fig. 6 .
The current step will excite resonances, leading to oscillations, in the HF, LF and VLF loops one after the other, propagating from the switching node to the input power supply. Under the assumption that the loops are decoupled, each one can be modelled as a simple circuit with inductance J (W ∈ Y1, 3Z, cf. (1)), capacitor J (W ∈ Y1, 3Z, cf. (2)), and a current step of amplitude & ' in parallel. The oscillations have frequencies 1 C,J (4) and amplitude:
Where 7 l is the characteristic impedance of loop W.
C. Experimental validation
Voltage overshoots were measured on a prototype and compared to predictions from our model. An integrated GaN switching cell (LMG5200, 80 V -10 A -15 mΩ *op , from TI [12] ) was used. It was bypassed by a MKP DC-link capacitor ( ! -15 µF) together with a X7R-ceramic bypass capacitor ( -1 µF). The supply voltage was set to -30 V . Typical switching waveforms are given in Fig. 7 . Three ringing periods can be seen, corresponding to the three loops: HF loop between 2 ns and 20 ns; LF loop between 100 ns and 2 µs; VLF loop between 2 µs and 20 µs. It has also been observed that the amplitude and the frequency of LF oscillations have, as expected, a dependence in A}.~ whereas the HF oscillations do not depend on .
As a result, these measurements tend to validate the model developed in this section.
D. Discussion: on the steep-edge assumption
It has been assumed that edges have zero-rise time, which implies that the edges are fast enough to excite oscillations in the loops. Formally, this means that the bandwidth of the edges, with rise time H . , is greater than the loop oscillation frequency 1 .
• . For the HF loop, this can be written:
For various ) * and loop inductance values, we give in TABLE 1 the maximum rise time so that the assumption is valid. The first three lines correspond to cells using GaN transistors, lines number 2 and 3 are more related to SiC and Si MOSFETs whereas the last one is given for reference, corresponding to a traditional power module. It appears that the switching times calculated are similar to those that can be measured in prototypes, validating the assumption in the case of switching cells using fast, WBG, transistors.
E. Conclusion
The bypass network of a switching cell is composed of several loops that can oscillate when excited by switching events. A simple model that does not require extensive knowledge on the circuit under study whilst considering fast switching devices was developed. It shows that two mechanisms are involved in the oscillations: voltage and current switching. Both mechanisms yield to voltage overshoots in the switching loops, with various amplitudes and phase-shifts. Current switching yields oscillations with amplitude proportional to the switched current, whereas voltage switching yields oscillations with amplitude close to the switched voltage -i.e. close to the supply voltage. This last overshoot is highly detrimental since it requires a 50 % derating of the switch voltage rating. Assuming a minimal loop inductance, little can be done to avoid this overshoot but slowing down the switch (e.g. by artificially increasing the gate resistance) or increasing the cell output capacitance.
III. ON THE INFLUENCE OF THE DISTANCE BETWEEN BYPASS CAPACITORS AND SWITCHING CELLS

A. Introduction
Being able to put bypass capacitors at some distance from the switching cell would simplify circuit design and reduce cost. As a matter of fact, it would enable several cells to share decoupling capacitors and heatsinks while loosening thermal constrains. It would also simplify mechanical designs and allow manufacturing circuits with unconventional form-factors.
This study aims at understanding to what extent the distance between a switching cell and its decoupling capacitors can be increased without excessively degrading EMC or increasing either thermal or electrical stress. To this end, the relationship between loop inductance and distance between a switching cell and its decoupling capacitors is studied.
To this end, a switching cell was built its output voltage measured given various decoupling network arrangements.
B. Circuit under study
An integrated GaN half bridge (LMG5200, 80 V -10 A -15 mΩ *op , from TI [12] ) was used; dead-times were set to 5 ns. Its power supplied was decoupled by a DC-link capacitor (875 V -15 µF, MKP, ref. B32678G8156K000 [13] ) and a ceramic local bypass capacitor (X7R, 470 nF -1 kV, ref. 2220Y1K00474KXTWS2). A 70 mm-wide, not terminated, Edge Coupled Microstrip transmission line was used between the capacitor and the switching cell. The distance between the decoupling capacitors and the cell are $ ! and $ (Fig. 9) . The circuit was manufactured using the top-copper layer of a 35/370/35 µm-thick FR4-based PCB, the bottom copper layer being used as a ground plane. The circuit was powered by a voltage source -30 V. It was used in a double pulse test, supplying a broadband inductive load with a current & ' -5 A.
C. Measurement method
The switching node voltage was measured using a Teledyne-Lecroy HDO8108 oscilloscope (12 bit, 1 GHz, 2.5 GSa/s) and a PP008 10:1 passive voltage probe (500 MHz, 10 MΩ//9.5 pF), connected to the circuit with an ad-hoc, low-inductance setup [11] .
The capacitances ) * , ! and were measured using an E4990a impedance analyser, at 100 kHz and at 30 V biasing voltage:
,9} † ‡ˆ-447 nF, !,9} † ‡ˆ-14.88 μF, ) *,9} † ‡ˆ-571 pF (10) A model describing the oscillations of ƒ D loops:
was then fitted on the measurements, the vector " being used as fitting parameter. The 8 ! and capacitances values were then used to estimate the loop inductances using Thomson's formula [14] , (3)-(4).
Model (11) appeared to be a good fit for the measurements (Fig. 10) , the capacitances nonlinearities having limited impact on the result.
D. Loop inductance 1) LF Loop
The effect of the distance $ ! between the switching cell and the DC-link capacitor on the LF loop inductance was studied at $ -0 (Fig. 11) . As expected, , increases with $ ! , due to the increase of the loop area. The rise is however very slow since it is limited to 18 nH (+64 %) when $ ! goes from 0 to 260 mm. Furthermore, the capacitor self-inductance (ESL:
! -18.4 nH) accounts for up to 66 % of the overall loop inductance.
2) HF Loop
The DC-link capacitor having been removed from the circuit (i.e. $ ! -∞), the impact of $ on the HF Loop inductance was studied (Fig. 11) . These measures show that the smallest achievable inductance is 1.2 nH and that the increase of 0 vs. $ is very slow: 0.3 nH/cm. The HF loop inductance is then only 11 nH when the switching cell is 30 cm away from its bypass capacitor.
E. Small signal measurements
Another prototype was manufactured, with layout similar to the first one but incorporating a factice switching cell, with D> replaced by its output capacitance and E> shorted. The impedance seen from the load was then measured using an E4990a impedance analyser (stimuli amplitude: 500 mV, no bias). The linear model from Fig. 3 was then fitted on the measurements.
The measured inductances were in good agreement with those obtained with the first prototype. In particular the same slope of 0.3 nH/cm was found. Though, an offset due to the use of a factice switching cell, with geometry different from that of the real one, was found.
F. Conclusion
This study dealt with the influence of the distance between a switching cell and its decoupling capacitors.
As expected, minimising inductances requires to put components as close to one another as possible. However, this study showed that the simple layout we used made loop inductances little sensitive to the distance between the cell and the decoupling capacitors.
Using a thin and grounded PCB is of primal importance to limit loop inductances. Furthermore, a capacitor's ESL can account for a major part of the overall loop inductance.
This study shows that, using the layout under study, the loop inductance sensitivity to the distance between a switching cell and its decoupling capacitors is rather low (about 300 pH/cm). Additionally, it showed that the DC-link capacitor can be placed quite far from the cell. These results highlight the relative freedom designers have regarding the arrangement of the components of a switching cell and its bypass network, thus facilitating, in particular, thermal design.
IV. CONCLUSION
The first part of this study shows that, for devices with fast enough switching speeds, two mechanisms must be considered to predict oscillations. The first one results in an overvoltage that is as high as the full bus voltage whereas the other one induces an overvoltage of amplitude proportional to the load current.
The distance between the switching cell and its decoupling capacitors was then varied and the resulting stray inductance was measured both in frequency-and timedomains, using either an impedance analyser or an oscilloscope. The results show that the stray inductance remains rather low (< 11 nH) even when the capacitor is far away from the switching cell (30 cm). Furthermore, the sensitivity of this inductance vs. the distance is very low: about 0.3 nH/cm. Choosing a capacitor with low selfinductance (ESL) is therefore most important so as to limit the overall loop inductance. Constrains on the compactness may then, in some cases, be loosen so as to improve thermal management and system integrability.
